Studio 8502 :verified:The SD card is handled using the VERA's SPI bus, which it uses to bootload the FPGA as well; once the FPGA is loaded, the CDONE output goes high, which causes the bus switch here to connect the SD card port to the pins. Select logic is multiplexed in the glue chip, so the FPGA's select line selects the SD card if and only if CDONE is high.
GNU social JP is a social network, courtesy of GNU social JP管理人. It runs on GNU social, version 2.0.2-dev, available under the GNU Affero General Public License.
All GNU social JP content and data are available under the Creative Commons Attribution 3.0 license.