@steve @cr1901 @pkhuong nonetheless it is absolutely the right thing for a contemporary ISA to not have unnecessary partial register updates in the first place, to cr1901’s point about risc-v. luckily AMD at least figured that out by the time they designed x86-64