@niconiconi
There are, to this day, many CISC processors being shipped that do not decode macroinstructions into micro-ops the way e.g. most Intel and AMD x86 processors since the Pentium Pro and K5 do.
Embed Notice
HTML Code
Corresponding Notice
- Embed this notice
🇺🇦 haxadecimal 🚫👑 (brouhaha@mastodon.social)'s status on Monday, 01-Jun-2026 21:55:43 JST
🇺🇦 haxadecimal 🚫👑