@whitequark @sycophantic My own implementation looks for I think at least one 55 as a state machine trigger followed by a D5 and then goes to frame content. Do not count the 55s, some PHYs/protocols can remove some of them (e.g. 10baseT before bit sync is achieved)