Untitled attachment
https://assets.chaos.social/media_attachments/files/113/974/491/115/913/498/original/148d4e3398a6eea0.png
I once again have to come to the realization that I know fuck all about chip design.
First three pics are the SCA/ADC, starting with the LBL logo, a switched capacitor array (I think?) that didn't like my decap method and the third pic must be the SCA/ADC logic itself. I don't recognize anything there.
Fourth pic is a logo I found on the SAS, anyone recognize it?
GNU social JP is a social network, courtesy of GNU social JP管理人. It runs on GNU social, version 2.0.2-dev, available under the GNU Affero General Public License.
All GNU social JP content and data are available under the Creative Commons Attribution 3.0 license.