@bytex64 yep, that's an explicit design goal! so is being able to rip out entire applets and integrate into random other FPGA projects without too much difficulty