Anyway, good progress. I think I'll start building out the RX-side pattern checker logic in the FPGA and get scopehal integration for the RX channels up, including sub-rate mode and display of these (buggy) eye patterns.
Hopefully by the time I get that done I'll have an answer from Xilinx support that might push me in the right direction...