Andrew ZonenbergI feel like something is fundamentally broken with my simulation setup and I have no clue what it is.
Look at stage3_en here. There are no negedge clocked blocks in my RTL.
This is a simple always_ff @(posedge clk) stage3_en <= stage2_en;
How is this even possible???
GNU social JP is a social network, courtesy of GNU social JP管理人. It runs on GNU social, version 2.0.2-dev, available under the GNU Affero General Public License.
All GNU social JP content and data are available under the Creative Commons Attribution 3.0 license.