Andrew Zonenberg1V8. This is VCCAUX for the FPGA plus VCCIO for the first 4 output channels, as well as running the FPGA input buffers for all of the LVDS trigger inputs.
Very good: 1.793V average. Ripple is 5.49 mV p-p / 0.64 mV RMS. Well within spec.
GNU social JP is a social network, courtesy of GNU social JP管理人. It runs on GNU social, version 2.0.2-dev, available under the GNU Affero General Public License.
All GNU social JP content and data are available under the Creative Commons Attribution 3.0 license.