3d render of a SOIC chip next to a board edge with castellated pads spaced for its pins, as if you're supposed to solder the chip to the edge of the board
https://sparkly.uni.horse/system/media_attachments/files/114/061/456/026/119/986/original/d1eb6d3305d4ce29.png